Wyniki wyszukiwania: paper
NO. | Symbol elementu | Rozmiar pliku | Stron | Opis dokumentacji | Producent |
---|---|---|---|---|---|
1. | NOTES/WHITEPAPERS |
![]() |
9 | The Bluetooth Technology White Paper | Atmel |
2. | NOTES/WHITEPAPERS |
![]() |
6 | Bluetooth General Information White Paper | Atmel |
3. | NOTES/WHITEPAPERS |
![]() |
5 | Atmel Bluetooth Solution Backgrounder | Atmel |
4. | Paper |
![]() |
21 | SDR SDRAM Controller | Altera |
5. | Paper |
![]() |
11 | Designing the ISD33000 Series into Digital Cellular Phones | Winbond |
6. | Paper |
![]() |
36 | Reference Interface Design between ISD5008 Chipcorder and AD20MSP425 GSM processor chip-set | Winbond |
7. | Paper |
![]() |
6 | Using the W83782D Hardware & Monitor IC in non-PC Applications | Winbond |
8. | Paper |
![]() |
16 | Reconfigurable Vehicles | Xilinx |
9. | Paper |
![]() |
10 | A NEW MICROSTEPPING MOTOR-DRIVER IC WITH INTEGRATED STEP & DIRECTION TRANSLATOR INTERFACE | Allegro |
10. | Paper |
![]() |
12 | MONOLITHIC, PROGRAMMABLE, FULL-BRIDGE MOTOR DRIVER INTEGRATES PWM CURRENT CONTROL AND MIXED-MODE MICROSTEPPING | Allegro |
11. | Paper |
![]() |
8 | INNOVATION IN APPLICATIONS-SPECIFIC HALL-EFFECT TRANSDUCERS MERGES DIRECTION-DETECTION SENSING WITH VELOCITY SIGNALS | Allegro |
12. | Paper |
![]() |
18 | NON-INTRUSIVE HALL-EFFECT CURRENT-SENSING TECHNIQUES PROVIDE SAFE, RELIABLE DETECTION and PROTECTION for POWER ELECTRONICS | Allegro |
13. | Paper |
![]() |
17 | The AMD Athlon XP Processor with 512KB L2 Cache | AMD |
14. | Paper |
![]() |
16 | The Mobile AMD Athlon XP-M Processor with 512KB L2 Cache | AMD |
15. | Paper |
![]() |
17 | The Mobile AMD Athlon XP Processor | AMD |
16. | Paper |
![]() |
16 | The AMD Athlon MP Processor with 512KB L2 Cache | AMD |
17. | Paper |
![]() |
12 | AMD Athlon Processor Architecture | AMD |
18. | Paper |
![]() |
8 | AMD Athlon Processor and AMD Duron Processor with Full-Speed On-Die L2 Cache | AMD |
19. | Paper |
![]() |
19 | DDR SDRAM Controller | Altera |
20. | Paper |
![]() |
10 | Excalibur Backgrounder | Altera |
21. | Paper |
![]() |
5 | Enhancing High-Speed Telecommunications Networks with FEC | Altera |
22. | Paper |
![]() |
2 | Arctan Function | Altera |
23. | Paper |
![]() |
8 | CORDIC Functions CDPP & CDPS | Altera |
24. | Paper |
![]() |
13 | DES Cores | Altera |
25. | Paper |
![]() |
6 | Hadamard Transform Processor | Altera |
26. | Paper |
![]() |
4 | MD5A Hash Function | Altera |
27. | Paper |
![]() |
3 | NCO Core | Altera |
28. | Paper |
![]() |
4 | SHA-1 Hash Function | Altera |
29. | Paper |
![]() |
4 | ľ-Law Companders and A-Law Companders | Altera |
30. | Paper |
![]() |
12 | Viterbi Decoders | Altera |
31. | Paper |
![]() |
5 | Designing Wireless Base Stations with APEX CAM | Altera |
32. | Paper |
![]() |
3 | Implementing ATM Switch with APEX Embedded CAM | Altera |
33. | Paper |
![]() |
4 | Copper Interconnects in Altera Devices | Altera |
34. | Paper |
![]() |
8 | Low-Speed Rijndael Encryption/Decryption Processors | Altera |
35. | Paper |
![]() |
8 | High-Speed Rijndael Encryption/Decryption Processor | Altera |
36. | Paper |
![]() |
8 | Implementing OFDM Using Altera Intellectual Property | Altera |
37. | Paper |
![]() |
5 | Building Blocks for Rapid Communcation System Development | Altera |
38. | Paper |
![]() |
5 | Building Blocks for Rapid Communication System Development | Altera |
39. | Paper |
![]() |
6 | Reed-Solomon FEC Demonstration | Altera |
40. | Paper |
![]() |
3 | Turbo Codec FEC Demonstration | Altera |
41. | Paper |
![]() |
7 | Atmel's ARM-based Microcontroller - Low Power for Portable Systems | Atmel |
42. | Paper |
![]() |
6 | Atmel's ARM-based Microcontroller Excels in Real-Time | Atmel |
43. | Paper |
![]() |
6 | The Trend towards Voice Features in Cellular and Wireless Phones | Winbond |
44. | Paper |
![]() |
11 | Software Considerations for adding a speech recording system to a Digital cellular telephone | Winbond |
45. | Paper |
![]() |
11 | Xilinx at Work in Set-Top Boxes | Xilinx |
46. | Paper |
![]() |
8 | Xilinx at Work in Digital Printers | Xilinx |
47. | Paper |
![]() |
9 | Xilinx High Volume Programmable Logic Applications in Internet Audio Players | Xilinx |
48. | Paper |
![]() |
14 | CoolRunner XPLA3 CPLD Architecture Overview | Xilinx |
49. | Paper |
![]() |
12 | The Spartan-II Family The Complete Package | Xilinx |
50. | Paper |
![]() |
7 | Inverse Multiplexing for ATM (IMA) Solutions with Spartan-II | Xilinx |
51. | Paper |
![]() |
4 | CoolRunner XPLA3 Clocking Options | Xilinx |
52. | Paper |
![]() |
10 | HDLC Controller Solutions with Spartan-II | Xilinx |
53. | Paper |
![]() |
10 | Reed-Solomon Solutions with Spartan-II | Xilinx |
54. | Paper |
![]() |
9 | Spartan-II Family as a Memory Controller for QDR-SRAMs | Xilinx |
55. | Paper |
![]() |
14 | High-performance Spartan-II 8-bit Microcontroller Solution | Xilinx |
56. | Paper |
![]() |
14 | Data Encryption using DES/Triple-DES Functionality in Spartan-II | Xilinx |
57. | Paper |
![]() |
20 | Xilinx Spartan-II FIR Filter Solutions | Xilinx |
58. | Paper |
![]() |
10 | Using CoolRunner CPLDs in Smart Card Reader Applications | Xilinx |
59. | Paper |
![]() |
6 | Xilinx High-Volume Programmable Logic Applications in Satellite Modem Designs | Xilinx |
60. | Paper |
![]() |
9 | Using the CoolRunner XPLA3 Timing Model | Xilinx |
61. | Paper |
![]() |
7 | Using FPGAs with ARM Processors | Xilinx |
62. | Paper |
![]() |
11 | Introduction to Home Networking | Xilinx |
63. | Paper |
![]() |
21 | Introducing Xilinx and Programmable Logic Solutions for Home Networking | Xilinx |
64. | Paper |
![]() |
12 | Broadband Access | Xilinx |
65. | Paper |
![]() |
15 | Media (Residential) Gateways | Xilinx |
66. | Paper |
![]() |
32 | Information (Internet) Appliances2 | Xilinx |
67. | Paper |
![]() |
13 | Home Networking Using No New Wires Phoneline and Powerline Interconnection Technologies | Xilinx |
68. | Paper |
![]() |
12 | Home Networking Using New Wires IEEE 1394, USB, and Fast Ethernet Technologies | Xilinx |
69. | Paper |
![]() |
18 | Wireless Home Networks DECT, Bluetooth, HomeRF, and Wireless LANs | Xilinx |
70. | Paper |
![]() |
14 | Home Networking Middleware | Xilinx |
71. | Paper |
![]() |
7 | Intellectual Property (IP) Cores for Home Networking | Xilinx |
72. | Paper |
![]() |
14 | Voice-Data ConvergenceVoice Over IP | Xilinx |
73. | Paper |
![]() |
5 | FPGA Enabled Home Networking Technology BridgesConnecting Disparate Technologies | Xilinx |
74. | Paper |
![]() |
3 | Physical Synthesis | Xilinx |
75. | Paper |
![]() |
10 | UART to PCMCIA Bridging for Bluetooth | Xilinx |
76. | Paper |
![]() |
10 | UART to PCI Bridging for Bluetooth Applications | Xilinx |
77. | Paper |
![]() |
12 | Xilinx Generic Flash Memory Interface Solutions | Xilinx |
78. | Paper |
![]() |
8 | UART to Powerline Bridging for Bluetooth | Xilinx |
79. | Paper |
![]() |
10 | UART to 1394 Bridging for Bluetooth | Xilinx |
80. | Paper |
![]() |
28 | The ABC's of 2.4 and 5 GHz Wireless LANs | Xilinx |
81. | Paper |
![]() |
6 | Solving the Challenges for Terabit Networking and Beyond | Xilinx |
82. | Paper |
![]() |
5 | System Ace: Configuration Solution for Xilinx FPGAs | Xilinx |
83. | Paper |
![]() |
4 | Xilinx FPGA Configuration Data Compression and Decompression | Xilinx |
84. | Paper |
![]() |
14 | Fingerprint recognition based on silicon chips | Atmel |
85. | Paper |
![]() |
28 | Multimedia over FDDI (Paper) | AMD |
86. | Paper |
![]() |
6 | Magic Packet Technology | AMD |
87. | Paper |
![]() |
9 | Next Generation Connectivity Solutions: AMD's Managed Performance Portfolio | AMD |
88. | Paper |
![]() |
7 | Pioneering the Ubiquitous Home Network: New AMD Silicon Solutions for Phone Line Networking | AMD |
89. | Paper |
![]() |
11 | PermaNet Server: Advanced Server Availability and Performance Features on AMD's PCnet Family of Ethernet Controllers | AMD |
90. | Paper |
![]() |
18 | AMD PowerNow! Technology | AMD |
91. | Paper |
![]() |
7 | Putting It Together: AMD and Compatibility | AMD |
92. | Paper |
![]() |
10 | AMD MirrorBit | AMD |
93. | Paper |
![]() |
10 | The Mobile AMD Athlon 4 Processor | AMD |
94. | Paper |
![]() |
6 | QuantiSpeed Architecture | AMD |
95. | Paper |
![]() |
6 | QuantiSpeed Architecture | AMD |
96. | Paper |
![]() |
28 | MirrorBit Reliability Study | AMD |
97. | Paper |
![]() |
22 | HyperTransport Technology: Simplifying System Design | AMD |
98. | Paper |
![]() |
7 | 64-bit Technology: Driving The Digital Media Revolution | AMD |
99. | Paper |
![]() |
27 | AMD Opteron Processor Benchmarking for Clustered Systems | AMD |
100. | Paper |
![]() |
11 | Enhanced 3DNow! Technology for the AMD Athlon Processor | AMD |
101. | Paper |
![]() |
9 | Introduction to AGP-8X | AMD |
102. | Paper |
![]() |
34 | The AMD-760 MP Platform | AMD |
103. | Paper |
![]() |
2 | AMD ASSURED PROGRAM | AMD |
104. | Paper |
![]() |
8 | Is Megahertz Enough? | AMD |
105. | Paper |
![]() |
10 | AMD-760 Chipset With DDR SDRAM Memory Support | AMD |
106. | Paper |
![]() |
7 | AMD Athlon Processor Floating Point Capability | AMD |
107. | Paper |
![]() |
10 | AMD 8th-Generation Processor Architecture | AMD |
108. | Paper |
![]() |
25 | HyperTransport Technology I/O Link | AMD |
109. | Paper |
![]() |
8 | Integrated Graphics Solutions for Graphics-Intensive Applications | AMD |
110. | Paper |
![]() |
16 | AMD Athlon MP Processor Benchmarking and Model Numbering Methodology | AMD |
111. | Paper |
![]() |
7 | Understanding Processor Performance | AMD |
112. | Paper |
![]() |
10 | The AMD64 Computing Platform: Your Link to the Future of Computing | AMD |
113. | Paper |
![]() |
5 | The Advantages of Integrated RAM | AMD |
114. | Paper |
![]() |
5 | MOSFETs ASM Integrated Circuit - DrMOS | Vishay |
115. | Paper |
![]() |
9 | The Dawn of 3D Packaging as System-in-Package (SIP) | Sharp |
116. | Paper |
![]() |
7 | Packaging Trends for Mobile Application | Sharp |
117. | Papers |
![]() |
17 | Atmel CPLD Reference Designs | Atmel |
118. | Papers |
![]() |
8 | ispMACH 5000VG CPLD Architecture White Paper | Lattice |
119. | Papers |
![]() |
4 | ispXP White Paper | Lattice |
120. | Papers |
![]() |
9 | FPGA Design Security Issues: Using the ispXPGA Family of FPGAs to Achieve High Design Security | Lattice |
121. | Papers |
![]() |
11 | ispXPLD 5000MX Family White Paper | Lattice |
122. | Papers |
![]() |
11 | ORSPI4 White Paper | Lattice |
123. | Papers |
![]() |
11 | ORSPI4 Field Programmable System-on-a-Chip White Paper | Lattice |
124. | Papers |
![]() |
9 | Power Manager White Paper | Lattice |
125. | Papers |
![]() |
9 | Programmable Mixed Signal Device Sequences and Supervises Circuit Board Supplies | Lattice |
126. | Papers |
![]() |
8 | Backplane Solutions for Next Generation SONET Line Cards | Lattice |
127. | Papers |
![]() |
8 | Backplane Solutions for Next Generation SONET Line Cards | Lattice |
128. | Papers |
![]() |
9 | White Paper: FPGA Design Security Issues: Using the ispXPGA. Family of FPGAs to Achieve High Design Security | Lattice |
129. | White Paper |
![]() |
5 | Configuring PLDs with FLASH Memory | Altera |
130. | White Paper |
![]() |
8 | APEX CAM as Cache for External CAM | Altera |
131. | White Paper |
![]() |
4 | Implementing LED Drivers In MAX Devices | Altera |
132. | WHITEPAPERS |
![]() |
4 | Bluetooth Qualification Procedure White Paper | Atmel |